

Commercial AIO Chassis System

Project name: Woody  
SCH Ver: SA  
PCB Number: 15033-SA


PAGE	TITLE	Quantity
01	COVER PAGE	
02	BLOCK DIAGRAM	
03	CPU (PCIE/DMI)	
04	CPU (THERMAL/CLOCK/PM/CFG)	
05	CPU (DDR4 CHANNEL A)	
06	CPU (DDR4 CHANNEL B)	
07	CPU (DDI/EDP)	
08	CPU (CPU Power)	
09	CPU (VSS)	
10	CPU (Power CAP)	
11	DDR4 DIMM 1	
12	DDR4 DIMM 2	
13	DDR4 DIMM 3 (R)	
14	DDR4 DIMM 4 (R)	
15	PCH (SPI/UART/I2C)	
16	PCH (DMI/PCI-E/USB)DDI GP	
17	PCH (PCI-E/SATA)	
18	PCH (CLOCK/CL)	
19	PCH (USB/ESPI)	
20	PCH(GPIO/CPU/SMBUS/IHDA/JTAG)	
21	PCH (POWER1)	
22	PCH (POWER2)_PCH Strap	
23	PCH Power CAP	
24	SIO ITE8732F_CX	
25	Flash&RTC	
26	Thermal&FAN	
27	Audio Codec ALC269	
28	Audio AMP	
29	Audio IO Combo HP_MIC	
30	Audio IO Side	
31	LAN RTL8111EPV	
32	RJ45&Transformer	
33	Card reader (R)	
34	USB Charger TPS2544	
35	USB Redrive (R)	
36	USB20_REAR PORT	
37	USB20_FRONT HEADER	
38	USB30_REAR PORT	
39	USB30_(R)	
40	Power Plane EN Sequence	
41	Dual Power	
42	Switch power	
43	DCIN JACK(BATT Conn)	
44	OZ554A LED Converter	
45	RT8243_5V/3D3V	
46	VCORE & V_GT IC (NCP81203)	
47	VCORE OUTPUT (NCP81151)	
48	V_GT OUTPUT(NCP81151)	
49	DC to DC_12V (SY8246)	
50	MEM/MEM_VTT (RT8207P)	
51	PCH_1P0V(RT8237C)	
52	VCC_SA(RT8237C)	
53	VCC_IO(RT8237C)	
54	LDO_1P5V_1P8V_2P5V	

PAGE	TITLE	Quantity
55	LVDS Connector	
56	HDMI IN	
57	HDMI OUT_(R)	
58	DVI/CRT	
59	Display port	
60	HDD/ODD	
61	Mini PCIE Card TV Tuner_(R)	
62	WLAN and BT--NGFF	
63	SSD-NGFF	
64	PWR BT/Side Key/LED	
65	Stand off&EMI Cap&DUMMY BOM	
66	IO Board	
67	COM	
68	Debug	
69	LPT_(R)	
70	G sensor	
71	Thunderbolt (R)	
72	Thunderbolt (R)	
73	Thunderbolt (R)	
74	Thunderbolt (R)	
75	Thunderbolt_(R)	
76	GPU_(R)	
77	GPU_(R)	
78	GPU_(R)	
79	GPU_(R)	
80	GPU_(R)	
81	GPU VRAM 1&2_(R)	
82	GPU VRAM 3&4_(R)	
83	GPU VRAM 5&6_(R)	
84	GPU VRAM 7&8_(R)	
85	GPU CORE (R)	
86	GPU discrete power_(R)	
87	GPU Switch_(R)	
88	GPU Switch_(R)	
89	GPU others_(R)	
90	NFC_(R)	
91	TPM	
92	PS2_(R)	
93	Express Card:PCIE X16	
94	Smart Card_(R)	
95	Scalar-RTD2486VRD	
96	Scalar Power	
97	Inter LAN	
98	LAN Switch_(R)	
99	XDP&ITP	
100	Table of Content	
101	GPIO table	
102	POWER SEQUENCE	
103	Power Block Diagram	
104	SMBUS table	
105	CLOCK MAP	
106	RESET Flow CHART	
107	Change History	

PCB BOARD SIZE  
6 Layers  
200mmX240mm

BOM Configuration  
Unmount:(R\_)  
Q170:(Q\_)  
H110:(H\_)  
VGA:(D\_)  
XDP:(X\_)  
3D WEBCAM:(W3\_)  
AMP:(A\_)  
SCALAR:(S\_)  
G-Sensor:(G\_)  
Non HDMI:(U\_)  
HDMI:(M)

## Woody Block Diagram




2014/8/5  
Change CPU P/N to 062.10015.0081

PEG

93 PEG\_TX\_CPU\_P[0..15] <<<  
93 PEG\_TX\_CPU\_N[0..15] <<<  
93 PEG\_RX\_CPU\_P[0..15] >>>  
93 PEG\_RX\_CPU\_N[0..15] >>>

DMI

16 DMI\_RX\_CPU\_P[0..3] <<<  
16 DMI\_RX\_CPU\_N[0..3] <<<  
16 DMI\_TX\_CPU\_P[0..3] >>>  
16 DMI\_TX\_CPU\_N[0..3] >>>



SKYLAKE-1

<Core Design>

wistron

Wistron Incorporated  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title  
CPU(PCIE/DMI)

Size Document Number  
Customer Consumer AIO Woody

Rev  
SA

Date: Thursday, November 26, 2015 Sheet 3 of 107

## CPU XDP

4 XDP\_PCUDEBUG3

20 H\_TCK

65 H\_TRST\_N

## SVID

46 VIDSK\_VR1

46 VIDSOUT\_VR1

46 VIDALERT#\_VR1

## CLOCK

18 CPU\_BCLK\_PCH

18 CPU\_BCLK\_PCH#

18 CPU\_PCBCLK\_PCH

18 CPU\_PCBCLK\_PCH#

18 CPU\_CLK24M\_PCH

18 CPU\_CLK24M\_PCH#

## CONTROL

65 CPU\_VCCST\_PWRGD\_R

43.46 PROCHOT#\_R

40.50 DDR\_VTT\_CNTL

40 CPU\_VCCST\_PWRGD

20.65 H\_PWRGD

17.65 PLTRST\_CPU\_N

17 PM\_SYNC\_CPU

17 PM\_DOWN\_PCH

17.24 PECL\_CPU

17 THERMTRIP#\_CPU\_R

16 H\_SKTOCC\_N

20 PCH\_JTAG\_TDO

20 PCH\_JTAG\_TDI

21 PCH\_JTAG\_TMS




21 H\_TRST\_N\_R

2014/8/5  
Change CPU P/N to 062.10015.0081

VIDSK  
VIDSOUT  
VIDALERT#  
Need to add Pull UP on both CPU and VR side.

Signal	W1 [inches]	W2 [inches]	W3/4/ 5 [inches]	W2+W3+W4+W 5 [inches]	W51 [inches]	W52 [inches]	R <sub>pull</sub> [Ω]	R <sub>pull</sub> [Ω]	R <sub>pull</sub> [Ω]	R <sub>pull</sub> [Ω]	VCCs [V]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSK							Empty	45	0	50	
VIDALERT#							56	Empty	220	0	

2014/9/29  
reserve R21 as Rosa D7




- **CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
  - 1 = (Default) Normal Operation;
  - 0 = Stall.
- **CFG[1]:** Reserved configuration lane.
- **CFG[2]:** PCI Express\* Static x16 Lane Numbering Reversal.
  - 1 = Normal operation
  - 0 = Lane numbers reversed.
- **CFG[3]:** Reserved configuration lane.
- **CFG[4]:** eDP enable:
  - 1 = Disabled.
  - 0 = Enabled.
- **CFG[6:5]:** PCI Express\* Bifurcation
  - 00 = 1 x8, 2 x4 PCI Express\*
  - 01 = reserved
  - 10 = 2 x8 PCI Express\*
  - 11 = 1 x16 PCI Express\*
- **CFG[7]:** PEG Training:
  - 1 = (default) PEG Train immediately following RESET# de assertion.
  - 0 = PEG Wait for BIOS for training.
- **CFG[19:8]:** Reserved configuration lanes.

<Core Design>


<b>wistron</b>		<b>Wistron Incorporated</b> 21F, 88, Sec.1 Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>CPU_(THERMAL/CLOCK/PM/CFG)</b>			
Size	Document Number		Rev
Customer	<b>Consumer AIO Woody</b>		SA
Date:	Thursday, November 26, 2015	Sheet	4 of 107

2014/8/5  
Change CPU P/N to 062.10015.0081








2014/8/5  
Change CPU P/N to 062.10015.0081










Greenlow Server Reference board Zumba Beach does not support pGFX and EDDRAM, hence some of the power rails such as VCCGTX, VCCGTX2, VCC\_OPC\_1P8, VCCOCP and VCCOEPIO are not required to be powered. Customers are recommended to reserve a 0 OHM 1/10W resistor between each power rail and GND. This provides the flexibility for the case where the validation results indicate the signals are good to be tied to GND or leave as unconnected. The final connection of these unused power rails will be updated in the Greenlow Server Platform Design Guide Rev 1.0 (IBP #541284, currently still at revision 0.75). Revision 1.0 is planned to be released around WW43.














2014/8/8  
DEL VCC0PC and VCC0P10 power cap



2014/8/15  
del TC1001-TC1008





**DDR DATA**

6 M.B.DQ03.0  
6 M.B.DQ04.0  
6 M.B.DQ05.0  
6 M.B.DQ06.0

**DDR CMD/ADD**

6 M.B.A13.0  
6 M.B.WE#  
6 M.B.RAS#  
6 M.B.CAS#  
6 M.B.BA1.0  
6 M.B.BA1.1

**DDR CTRL**

6 M.B.CS#1  
6 M.B.CS#2  
6 M.B.CS#3  
6 M.B.CS#4  
6 M.B.CS#5  
6 M.B.CS#6

**DDR CLOCK**





6 M.B.CLK0  
6 M.B.CLK1  
6 M.B.CLK2  
6 M.B.CLK3

**DDR OTHERS**

11.20.65 DDR4\_DRAMSTR\_N  
11.20.70.0.5 SMB\_DATA\_MAIN  
11.20.70.95.55 SMB\_CLK\_MAIN

6 M.B.ACT#  
6 M.B.PAR#  
6 M.B.ALERT#  
6 M.B.VREF\_DQ


## CHANNEL-B DIMM2, A2, H=5.2mm




Device		8-bit Address (hex)	
DIMM A 0		A 0	
DIMM A 1		A 1	
DIMM B 0		A 2	
DIMM B 1		A 3	
1	0	1	0
0	0	0	0
0	0	0	0
0	0	0	0

Note: 0, 3, 7 Bit are default


## SPD Address of DIMM2



## SODIMM B DECOUPLING




## VREF\_DQ (Ch. B)



Reserved

<Core Design>



Wistron Incorporated  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title

DDR4 DIMM\_3\_(R)

Size

Document Number

Customer

Consumer AIO Woody

Rev

SA

Date

Thursday, November 26, 2015

Sheet


13

of

107

Reserved

<Core Design>



Wistron Incorporated  
21F, 88, Sec.1 Hsin Tai Wu Rd  
Hsichih, Taipei Hsein

Title  
DDR4 DIMM\_4\_(R)

Size  
Customer




Document Number  
Consumer AIO Woody

Rev  
SA

Date  
Thursday, November 26, 2015


Sheet  
14

of  
107



DMI

3 DMI\_TX\_CPU\_N0\_3  
3 DMI\_TX\_CPU\_P0\_3  
3 DMI\_RX\_CPU\_N0\_3  
3 DMI\_RX\_CPU\_P0\_3



USB Table


Pair	Device
1	USB3.0 Ext. port 1 (Side)
2	USB3.0 Ext. port 2 (Rear)
3	USB3.0 Ext. port 3 (Rear)
4	USB3.0 Ext. port 4 (Rear)
5	USB3.0 Ext. port 5 (Rear)
6	USB2.0 Ext. port 5 (Rear)
7	WLAN+BT
8	WEB CAM (Front)
9	CR Ext. Header (Side)
10	TOUCH
11	Internal USB connector
12	Internal USB connector
13	TBD
14	TBD

LAN

WLAN

3D Webcam ASM1042A

BOARD ID




SB EC Board ID Description

H110	ID1 B1t1	ID1 B1t0
W/HDMI	0	0
W/O HDMI	0	1





	ID0
Q170	1
H110	0

<Core Design>







6/21 Delete  
CLKOUT\_48 is only supported and enabled on SKL-H Server









PORT1 USB30 SIDE PORT  
PORT2 USB30 REAR PORT  
PORT6 USB30 REAR PORT  
PORT5 USB30 REAR PORT  
PORT3 USB30 REAR PORT  
PORT4 USB30 REAR PORT




### Integrated Pull-ups and Pull-downs

Signal	Resistor Type	Value	Notes
LAD[3:0]	Pull-up	15 - 40 K $\Omega$	







# PCH STRAP FUNCTIONS



SPI_SI_PCH (SPI0_MOSI)	0: Enable boot halt 1: Disable boot halt The internal PU resistor is enabled when RSMRST# is asserted and is switched to the internal PD when RSMRST# is de-asserted.
SPI_SO_PCH (SPI0_MISO)	0: Disable JTAG ODT 1: Enable JTAG ODT The internal PU resistor is enabled when RSMRST# is asserted
SPI_WP_PCH (SPI0_IO2)	0: Enable consent strap 1: Disable consent strap PCH has internal weak PU
SPI_HOLD_PCH (SPI0_IO3)	0: Enable personality strap 1: Disable personality strap PCH has internal weak PU



SPKR (SPKR / GPP_B14)	0: Disable Top Swap mode. (Default) 1: Enable Top Swap mode. PCH internal pull-down is disabled after PLTRST# deasserts.
LPSS_GSPI0_MOSI (GPP_B18/GSPI0_MOSI)	0: Disable No Reboot mode. 1: Enable No Reboot mode This function is useful when running ITP/NDP. The internal pull-down is disabled after PLTRST# deasserts.




PCH_PORT80_LED (GPP_C2/SMBALERT#)	0: Disable TSL confidentiality 1: Enable TSL confidentiality (default) The internal pull-down is disabled after RSMRST# deasserts.
LPSS_GSPI1_MOSI (GPP_B22/GSPI1_MOSI)	BOOT SELECT STRAP 0: SPI select 1: LPC select The internal pull-down is disabled after PLTRST# deasserts.
GPP_C_5 (GPP_C5/SML0ALERT#)	ESPI/LPC SELECT STRAP 0: LPC is selected for EC. 1: eSPI is selected for EC. The internal pull-down is disabled after RSMRST# deasserts.
PCH_HOT_R_N (GPP_B23/SML1ALERT#/PCHHOT#)	0: Disable Exi boot stall bypass 1: Enable Exi boot stall bypass The internal PD resistor is disable after RSMRST# de-asserted.
GPP_H_12 (GPP_H12/SML2ALERT#)	ESPI flash sharing mode 0: Master attached flash sharing 1: Slave attached flash sharing PCH has internal weak PD.
VISACH2_D3 (GPP_E12)	DFX test mode 0: XTAL input is single ended. 1: XTAL input is differential. The internal PD resistoris disabled after RSMRST# de-asserts
HDA_SDOUT_PCH (HDA_SDO)	0: Enable security measures defined in the Flash Descriptor. 1: Disable Flash Descriptor Security (override). The internal pull-down is disabled after PLTRST# deasserts.
SUSCLK_PCH (GPD8/SUSCLK)	0: Disable OD PLL VR 1: Enable OD PLL VR


Need check  
Though CRB use LPC to connect EC.  
This pin doesn't pull down

Follow ROSA / D7 triggerfish & Lily / M800 skylake project.







DESIGN NOTE:  
PLACE HOLDER FOR VCCMPHYPLL\_1P0 FILTER  
CAD NOTE:  
PLACE CLOSE TO PCH PIN  
PIN A42,A43, AND B43




DESIGN NOTE:  
PLACE HOLDER FOR VCCAUSB\_1P0 AND VCCAAZPLL\_1P0 FILTER  
CAD NOTE:  
PLACE CLOSE TO PCH PIN  
PIN AJ5,AL5, AND AN19




DESIGN NOTE:  
PLACE HOLDER FOR VCCF24\_1P0 FILTER  
CAD NOTE:  
PLACE CLOSE TO PCH PIN  
PIN K2 AND K3




DESIGN NOTE:  
BOARD CAP FOR VCCPRTC\_3P3  
CAD NOTE:  
PLACE 3~5MM FROM PACKAGE EDGE  
PIN BA22




DESIGN NOTE:  
EDGE CAP FOR VCCPGPPEF(PLACE HOLDER)  
CAD NOTE:  
PLACE 1~3MM FROM PACKAGE EDGE  
PIN AJ41 AND AL41




DESIGN NOTE:  
BOAED CAP FOR VCCMPHY\_1P0  
CAD NOTE:  
PLACE 3~5MM FROM PACKAGE EDGE  
PIN U21,U23,U25,U26,V26




DESIGN NOTE:  
EDGE CAP FOR VCCPUSBDSW\_3P3  
CAD NOTE:  
PLACE 1~3MM FROM PACKAGE EDGE  
PIN W15




DESIGN NOTE:  
BOAED CAP FOR VCCPRTCPRIM\_3P3  
CAD NOTE:  
PLACE 3~5MM FROM PACKAGE EDGE  
PIN BA20




DESIGN NOTE:  
BOAED CAP FOR VCCDSW\_1P0  
CAD NOTE:  
PLACE 3~5MM FROM PACKAGE EDGE  
PIN BA29




DESIGN NOTE:  
EDGE CAP FOR VCCPGPPG(PLACE HOLDER)  
CAD NOTE:  
PLACE 1~3MM FROM PACKAGE EDGE  
PIN AD41




DESIGN NOTE:  
BOAED CAP FOR VCCMPHYPLL\_1P0(PLACE HOLDER)  
CAD NOTE:  
PLACE 3~5MM FROM PACKAGE EDGE  
PIN A42,A43 AND B43




DESIGN NOTE:  
BOAED CAP FOR VCCF24\_1P0(PLACE HOLDER)  
CAD NOTE:  
PLACE 3~5MM FROM PACKAGE EDGE  
PIN K2,K3




DESIGN NOTE:  
BOAED CAP FOR VCCATS  
CAD NOTE:  
PLACE 3~5MM FROM PACKAGE EDGE  
PIN AD13



DESIGN NOTE:  
EDGE CAP FOR VCCPGPPBCH(PLACE HOLDER)  
CAD NOTE:  
PLACE 1~3MM FROM PACKAGE EDGE  
PIN BC42 AND BD40



DESIGN NOTE:  
BOAED CAP FOR VCCPHVC\_3P3(PLACE HOLDER)  
CAD NOTE:  
PLACE 1~3MM FROM PACKAGE EDGE  
PIN AN15




DESIGN NOTE:  
EDGE CAP FOR VCCMPHY\_1P0 AND VCCDUSB\_1P0  
CAD NOTE:  
PLACE 1~3MM FROM PACKAGE EDGE  
PIN U21,U23,U25,U26,V26,AND AC17







## SPI ROM



## SW path




## HW path



## VCCRTC

Battery Socket  
 ST: 22.70017.051  
 FLAT: 22.70017.061

Battery (CR2032):  
 23.22063.001



Single Flash Device: 15ohm  
 Dual Flash Device: 33ohm

## SKL Platforms – SPI0\_IO3 Signal Implementation Requirement for ES or pre-ES1/ES1 Samples

An Intel internal debug strap is implemented on the SPI0\_IO3 signal. However, the strap is not functioning as expected on ES (SKL U/Y platform) and pre-ES1/ES1 (SKL S/H platform) samples and could prevent the system from booting. The issue will be fixed in future samples.

To ensure the platform boots with these early samples, Intel recommends customers to implement a pull-down resistor on the SPI0\_IO3 signal aside from the 1 kOhm pull-up resistor which is already a requirement on the signal. There are two options to implement the pull-down resistor:

**Option 1:** Implement a 1 kOhm pull-down resistor on the signal and de-populate the required 1 kOhm pull-up resistor. In this case, customers must ensure that the SPI flash device on the platform has HOLD functionality disabled by default.

**Option 2:** Implement a strong pull-down resistor (e.g. 100 Ohm) on the signal and disable it after RSMRST# de-assertion.


Note that the pull down resistor on SPI0\_IO3 is only needed for SKL U/Y platforms with ES and SKL S/H platforms with pre-ES1/ES1 samples.

<Core Design>

**wistron**

**Wistron Incorporated**  
 21F, 88, Sec.1, Hsin Tai Wu Rd  
 Hsinchu, Taipei Hsin

Title		Flash&RTC
Size	Document Number	Consumer AIO Woody
Date	Thursday, November 26, 2015	Sheet 25 of 107



<Core Design>

**wistron**

**Wistron Incorporated**  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title		Thermal & FAN	
Size	Document Number	Rev	SA
C	Consumer AIO Woody		
Date:	Thursday, November 26, 2015	Sheet	26 of 107





27 MIC\_VREFL <<> MIC\_VREFL

27.29 FM\_L\_CODEC <<> FM\_L\_CODEC  
27.29 FM\_R\_CODEC <<> FM\_R\_CODEC

27.29 FM\_L\_CODEC <<> FM\_L\_CODEC  
27.29 FM\_R\_CODEC <<> FM\_R\_CODEC

27 COMBO\_JACK <<> COMBO\_JACK

28 F\_HPO\_SW\_R <<> F\_HPO\_SW\_R



28.29 F\_HPO\_SW\_L <<> F\_HPO\_SW\_L

28.29 F\_HPO\_SW\_L <<> F\_HPO\_SW\_L


28.95 JD\_HP >>> JD\_HP

27.28 F\_HPO\_L >>> F\_HPO\_L

27.28 F\_HPO\_R >>> F\_HPO\_R




20130910 Ryan




<Core Design>

<b>wistron</b>		<b>Wistron Incorporated</b> 21F, 88, Sec.1 Hsin Tai Wu Rd Haichih, Taipei Hsien	
Title <b>Audio IO_Combo HP_MIC</b>			
Size C	Document Number <b>Consumer AIO Woody</b>		Rev SA
Date:	Thursday, November 26, 2015	Sheet	29 of 107









## MIC



## HP

Co-Layout 47U/100U cap

13.07/05 Rossi add 100U cap  
13.07/08 Change to 0805 47U Cap  
13.07/09 Change to 100U Cap



10Mb: Green  
100Mb: Green  
1Gb: Orange  
Active: Green Light flash

2015/1/14-5B Vita  
del TP771,TP772,TP777,TP727,R275 for layout TP setting

#### MDI

32.97 LAN\_MDIO\_LAN\_P0  
32.97 LAN\_MDIO\_LAN\_N0  
32.97 LAN\_MDIO\_LAN\_P1  
32.97 LAN\_MDIO\_LAN\_N1  
32.97 LAN\_MDIO\_LAN\_P2  
32.97 LAN\_MDIO\_LAN\_N2  
32.97 LAN\_MDIO\_LAN\_P3  
32.97 LAN\_MDIO\_LAN\_N3

#### PCIE

18.97 PEG\_CLK2\_LAN  
18.97 PEG\_CLK2\_LAN  
16.97 POE\_TX\_LAN\_P5  
16.97 POE\_TX\_LAN\_N5  
16.97 POE\_RX\_LAN\_P5  
16.97 POE\_RX\_LAN\_N5

#### OTHERS


24 PLTRST\_LAN  
24.97 LAN\_WAKE\_N  
18.97 PEG\_CLKREQ2\_LAN

#### LAN LED

















32.97 LAN\_SPEED1000\_LAN\_N  
32.97 LAN\_SPEED1000\_LAN\_N  
32.66.97 LAN\_LINKACTIVITY\_LAN\_N

#### SMBUS

20.62 SMB\_CLK\_RESUME  
20.62 SMB\_DATA\_RESUME  
20 SML\_CLK\_PCH  
20 SML\_DATA\_PCH  
24 SMB\_CLK\_LAN  
24 SMB\_DATA\_LAN





2015/1/16-5B Vita  
Change X3 to 52.30020.G71  
Add R31138 470ohm for crystal  
use F7 as (8\_78.18034.1FL) for C238,C239











<Core Design>	
	
Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Haichih, Taipei Hsien	
Title	
Card reader_(R)	
Size	Document Number
C	Consumer AIO Woody
Date:	Thursday, November 26, 2015
Sheet	33 of 107
Rev	SA


USB3.0 SIDE CONNECTOR




USB3.0's USB2 pair from PCH



USB3.0 EMI




Side IO BD



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSEX- SuperSpeed RX
6	StdA_SSEX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX

Charger



Truth Table for TPS2540A/TPS2543/TPS2546

ACPI Control	CTL1	CTL2	CTL3	ILIM_SEL	PWR	Control Mode
S0	1	1	1	1	+5V_MAIN	CDP
S1	1	1	1	1	+5V_MAIN	CDP
S3	0	1	1	1	ATX_5VSB	DCP
S4	0	1	1	1	ATX_5VSB	DCP
S5	0	1	1	1	ATX_5VSB	DCP
S5_EuP	0	1	1	1	ATX_5VSB	DCP
G3->S5	0	1	1	1	ATX_5VSB	DCP

Paid attention to CTRL1 and CTRL3 GPIO pin selection


	CTRL1	CTRL2	CTRL3	ILIM_SEL
#0	High	High	High	High
#3	Low	High	High	High
#4	Low	High	High	High
#5	Low	High	High	High

<Core Design>

Reserved



16 USB\_PCH\_PN2  
16 USB\_PCH\_PP2

## USB2.0 EMI



19 USB30\_TX\_PCH\_N2  
19 USB30\_TX\_PCH\_P2  
19 USB30\_RX\_PCH\_N2  
19 USB30\_RX\_PCH\_P2

## USB3.0 EMI




USB30\_RX\_CON\_N2 USB30\_RX\_CON\_N2 38  
USB30\_RX\_CON\_P2 USB30\_RX\_CON\_P2 38

USB30\_TX\_CON\_N2 USB30\_TX\_CON\_N2 38  
USB30\_TX\_CON\_P2 USB30\_TX\_CON\_P2 38

USB\_CON\_PN2 USB\_CON\_PN2 38  
USB\_CON\_PP2 USB\_CON\_PP2 38

## ESD



<Core Design>

**wistron**

Wistron Incorporated  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien


Title  
**USB 30\_REAR PORT**

Size Document Number  
Custom **Consumer AIO Woody**


Rev  
SA

Date: Thursday, November 26, 2015 Sheet 36 of 107


## USB Port8 -> WEBCAM




## USB Port7 -> Touch



## PCIe1->3D WEBCAM






09/06/2015 Add Internal USB connector power use rear USB2.0 power




ASYNCHRONOUS MODE







## USB3.0 EMI



## USB3.0 REAR PORT1




## USB3.0 REAR PORT2




Q170:(USB 3.0\*4)  
H110:(USB3.0\*2, USB2.0\*2)

## ESD



## ESD



Reserved












## ANNIE solution




<Core Design>


## Converter Board





Cable detection			
PANEL_SEL1	PANEL_SEL2	PANEL_SEL3	Status
1	1	1	Panel unplug
X	X	X	Panel plug




Need EE to check



Panel Model	Cable Spec			
	ID0	ID1	ID2	Vout
	0	0	0	
	0	0	1	
	0	1	0	
	1	0	0	
	1	1	0	
	1	1	1	



Intel SKYLAKE IMVP8 POWER CKT -  
3+2 PHASE 65Watt






**PWR\_VCCGT**

84.06520.037 AON6520  
Vgs @ 4.5V,  
Id = 29A,  
Rds(on) = 8.5~11mohm,

084.06510.0037 AON6510  
Vgs @ 4.5V,  
Id = 32A,  
Rds(on) = 4.7~5.9mohm,


Input ripple current =6.39A  
during  $V_{out}= 1.1V$

47uF/25V,  
Ripple Current=2.8Arms  
ESR=30 mohm  
6.6\*6.6\*5.9








24,41,49 SIO\_PSON\_N >>—



## PWR\_VDDQ



## ENABLE SIGNAL



**PWR\_1D0V**

Need EE to check

84.06520.037 AON6520  
Vgs @ 4.5V,  
Id = 29A,  
Rds(on) = 8.5~11mohm,

084.06510.0037 AON6510  
Vgs @ 4.5V,  
Id = 32A,  
Rds(on) = 4.7~5.9mohm,

Vin ripple=1.68A


47uF/25V,  
Ripple Current=2.8Arms  
ESR=30 mohm  
6.6\*6.6\*5.9

lomax= 7.5A  
OCP>11.25A

390uF/2.5V,  
Ripple Current=3.9 Arms  
ESR= 9 mohm  
φ6.3\*5.9

$$\begin{aligned} V_{out} &= 0.704 * (1 + R_1/R_2) \\ &= 0.704 * (1 + 10/22) \\ &= 1.024 \end{aligned}$$


### ENABLE SIGNAL



Vin ripple=2.63A

84.06520.037 AON6520  
Vgs @ 4.5V,  
Id = 29A,  
Rds(on) = 8.5~11mohm,

084.06510.0037 AON6510  
Vgs @ 4.5V,  
Id = 32A,  
Rds(on) = 4.7~5.9mohm,



**<Core Design>**



**Wistron Incorporated**  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title			
VCC_SA(RT8237C)			
Size	Document Number	Rev	
Custom	Consumer AIO Scotland	SA	
Date:	Thursday, November 26, 2015	Sheet	52 of 107

Vin ripple=1.2A

84.07506.037 AON7506  
Vgs @ 4.5V,  
Id = 10A,  
Rds(on) = 13~15.8mohm,

VR\_DCBATOUT\_0D95V

PWR 0D95V W

390uF/2.5V,  
Ripple Current=3.9 Arms  
ESR= 9 mohm  
φ6.3\*5.9

VCCIO\_SENSE\_1

VSS\_VCCIO\_SENSE\_1

**<Core Design>**



**Wistron Incorporated**  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien


Title	VCC_IO(RT8237C)
-------	-----------------

Size	Document Number
Custom	<b>Consumer AIO Scotland</b>

Date: Thursday, November 26, 2015 Sheet 53 of 107

Rev  
SA

# PWR\_2D5V\_VPP



```
SSID = VIDEO
```

## LVDS

95 TX00-	>>> TX00-
95 TX00+	>>> TX00+
95 TX01-	>>> TX01-
95 TX01+	>>> TX01+
95 TX02-	>>> TX02-
95 TX02+	>>> TX02+
95 TX0C-	>>> TX0C-
95 TX0C+	>>> TX0C+
95 TX03-	>>> TX03-
95 TX03+	>>> TX03+
95 TXE0-	>>> TXE0-
95 TXE0+	>>> TXE0+
95 TXE1-	>>> TXE1-
95 TXE1+	>>> TXE1+
95 TXE2-	>>> TXE2-
95 TXE2+	>>> TXE2+
95 TXEC-	>>> TXEC-
95 TXEC+	>>> TXEC+
95 TXE3-	>>> TXE3-
95 TXE3+	>>> TXE3+

```




95 SCALAR_BKLT_CTRL  << SCALAR_BKLT_CTRL
95 SCALAR_VDD_EN     >> SCALAR_VDD_EN

```


95 BLON\_EN# >>> BLON\_EN#

24,44 BKLT\_EN << BKLT\_E


44 BKLT\_ADJ << BKLT\_ADJ




## HDMI



## HDMI-IN Connector




## EMI/ESD near Connector











## Reserved for HDMI re-Driver

## V\_1P5



## Change to oohm for Debug

HDMI\_CLK & DATA level shift  
don't need from Scalar



Reserved



7 DDI\_VGA\_AUX\_CPU\_P  
7 DDI\_VGA\_AUX\_CPU\_N  
7 DDI\_VGA\_DATA\_CPU\_P0  
7 DDI\_VGA\_DATA\_CPU\_N0  
7 DDI\_VGA\_DATA\_CPU\_P1  
7 DDI\_VGA\_DATA\_CPU\_N1

16 CRT\_HPD\_PCH

24.44 SMBCLK2\_SIO  
24.44 SMBDAT2\_SIO


DP to VGA converter: RTD2168

DDI EDP set DP INPUT by VBIOS




@. Check if need level shift for all signals  
@. ESD solution follow Rosa Tigris

2013/10/23  
Change L5312 & L5311 that follow Brian




Pin#	Description	Type	Note
5	DVCC_33	Power	Digital power at 3.3V
9	VDD_DAC_33	Power	Analog power at 3.3V
19	VCC_12	Power	Digital power at 1.2V
20	DVCC_33	Power	Digital power at 3.3V
24	AVCC_33	Power	Analog power at 3.3V
25	AVCC_12	Power	Analog power at 1.2V



### Mode Configure Table(Power On Latch)

		POL1_SDA(PIN22)	
		0	1
POL2_SCL(PIN23)	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE




RTD2168 Supports three operation mode for system design. Reserve 4.7K resistor pull high/low for mode selection

ROM ONLY Mode: PIN22 pull low, PIN23 pull high  
EP Mode : PIN22 pull high, PIN23 pull low  
EEPROM Mode : PIN22 pull high, PIN23 pull high

### EEPROM MODE

In EEPROM mode, an additional EEPROM is needed. EEPROM should configure with following conditions.


- 1- EEPROM with a size of 16K-Byte
- 2- EEPROM device should be 2-byte addressing device
- 3- Slave address should configure as 0xA8



128Kbit, \$0.1 too expensive  
I2C address=0xA8

### Embedded LDO


LDO_EN(PIN21)	
0	1
VCC_12 from External 1.2V	VCC_12 from Embedded LDO




Select VCC\_12 source from external 1.2V or embedded LDO

### EP Mode

Pin2, Pin3 should be connected to EC for EP mode I2C protocol is used




RTD2168 Slave Address: 0x64/0x65




2014/8/13-SA Vita  
DDC PU to 2.2K, follow vendor

2014/8/13-SA Vita  
vendor suggest from 4.7pF to 2pF







2015/1/14-SB Vita  
add L5607 for short test  
change F2402 to 69.50007.D21 as DVI port




2015/01/18-SB Corree  
add ED6520 / ED2 as 075.00005.087C (EMI request)  
2015/01/23-SB Vita  
change ED6520 / ED2 F7 to (D\_075.00005.087C)





7 DP\_DATA\_CPU\_P0 <<>  
 7 DP\_DATA\_CPU\_N0 <<>  
 7 DP\_DATA\_CPU\_P1 <<>  
 7 DP\_DATA\_CPU\_N1 <<>  
 7 DP\_DATA\_CPU\_P2 <<>  
 7 DP\_DATA\_CPU\_N2 <<>  
 7 DP\_DATA\_CPU\_P3 <<>  
 7 DP\_DATA\_CPU\_N3 <<>  
 7 DP\_AUX\_CPU\_N <<>  
 7 DP\_AUX\_CPU\_P <<>  
 16 DPC\_CTRLCLK\_PCH <<>  
 16 DPC\_CTRLDATA\_PCH <<>  
 16 DP\_HPD\_PCH <<>  
 24 DPL\_PWR\_CTRL <<>



2015/01/07-SB Corsee  
 add F5603 for OC protection and  
 use F7 as 69.41501.051  
 2015/01/21-SB Vita  
 change F5603 symbol to 69.50007.D21







**SATA Port 0**      **SATA HDD Connector**






**SATA Port 1**

**SATA HDD Connector**



**SATA Port 2** **ODD Connector**



Reserved

16 USB\_PCH\_PP7 <<>>  
16 USB\_PCH\_PN7 <<>>

16	PCIE_RX_PCH_N7	
16	PCIE_RX_PCH_P7	
16	PCIE_TX_WLAN_N7	
16	PCIE_TX_WLAN_P7	
18	PEG_CLK1_WLAN	
18	PEG_CLK1_WLAN#	

20	PCIE_WAKE_N_PCIE	<<
24,62,63	PLT_WLAN_RST#	>>
18	PEG_CLKREQ1_WLAN#	<<
15,62	W1_DISABLE_N	>>
15,62	W2_DISABLE_N	>>

[illegible][illegible]




STF256R109H124-GP

**wistron**  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsinshui, Taipei, Taiwan




Title			
WLAN and BT-NGFF			
Size	Document Number		Rev
C	Consumer AIO Woody		SA
Date:	Thursday, November 26, 2015	Sheet	62 of 107

Table 46. Socket 2 Module Configuration Table

Module Configuration Decodes				Module Type and Main Host Interface <sup>1</sup>	Port Configuration <sup>2</sup>
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	0	0	0	SSD - SATA	N/A
0	1	0	0	SSD - PCIe	N/A
0	0	1	0	WWAN - PCIe	0





62.10043.P81








## Stand off&Hole



## DUMMY BOM

Material part



GSKT1  
GASKET  
(R\_334.03508.0001)

## GASKET FOR WIESON HDMI




GSKT2  
GASKET  
(R\_334.0350F.0001)





## GASKET FOR TCONN HDMI

## EMI CAP

## EMI/ESD near CPU



Close DIMM1




## Battery Symbol



Vendor  
P/N:  
23.20068.001  
23.20023.311  
23.22063.001

## PCB Symbol




Del PCHHS1 by Thermal--Ryan 0225

## HeatSink Symbol



PCHHS1 HEATSINK (60.3ET05.001)	Vendor P/N: 60.3MN01.011(second source) 60.3MN01.001
--------------------------------------	---



BAT2  
BATTERY BR2032\_60MM  
(R\_23.24220.612)  
Wire Length: 60mm  
耐高温>85C  
Vendor  
P/N:  
23.21208.061  
23.24220.612



```

L8L1 LABEL
(40.3B224.011) MB serial NO# and MAC address
40.3B224.011 -> 30 x 15mm
L8L6 LABEL
(R_45.3J904.011) 45.41107.021 -> 35 x 15mm
45.41107.021 -> 70 x 8mm
CARD
L8L5 LABEL
(40.3B224.001) 45.ACA01.0C1 -> 32 x 7mm
MIC CARD
45.41109.001 -> 20 x 5mm


```



BAT1  
BATTERY CR2032\_30MM  
(23.21221.024)  
Wire Length: 30mm


Vendor  
P/N:  
23.21221.024  
23.21212.031

## HeatSink+FAN Symbol




HSFAN1  
(R\_60.3KN01.001)

Vendor:  
P/N:




## USB3 Charger




## Card Reader



## Audio



## BTNB01



## HDD/LAN LED



## ON/OFF




## BRIGHTNESS



## Side IO BD


2012/09/03  
 FFC1 (CR, USB3, Audio) 26pin



2013/04/21  
 Rossi delete FFC2

## Button BD


### OBR / BTN signal



To PCH


## LAN LED

2012/11/26  
 SB add RC delay



13.06/21 Rossi change to 100ohm due to current to small


24 SP1\_RTS\_N  
 24 SP1\_DTR\_N  
 24 SP1\_DSR\_N  
 24 SP1\_RXD  
 24 SP1\_DCD\_N  
 24 SP1\_TXD  
 24 SP1\_CTS\_N  
 24 SP1\_RI\_N



### 13.07/05 Change comport to 2.0 pitch type

2014/12/18-SB Vita  
Change COM2 front header naming to COM1

Layout close to SIO







Reserved

Reserved



Reserved

Reserved

Reserved

(R)

(R)

(R)

(R)

(R)



(R)

(R)

(R)





(R)

Reserved


Reserved



Reserved

Reserved

19,24,68 LPC\_FRAME#\_SIO <<>> LPC\_FRAME#\_SIO  
19,68 CLK\_LPC\_PORT80 <<>> CLK\_LPC\_PORT80  
15,24,65,68,97 PLTRST#\_PCH <<>> PLTRST#\_PCH  
19,24,68 LPC\_AD\_SIO\_P3 <<>> LPC\_AD\_SIO\_P3  
19,24,68 LPC\_AD\_SIO\_P2 <<>> LPC\_AD\_SIO\_P2  
19,24,68 LPC\_AD\_SIO\_P1 <<>> LPC\_AD\_SIO\_P1  
19,24,68 LPC\_AD\_SIO\_P0 <<>> LPC\_AD\_SIO\_P0  
19 SUS\_STAT\_N <<>>  
19,24 LPC\_SERIRQ\_PCH <<<<




<Core Design>

<b>wistron</b>		<b>Wistron Incorporated</b> 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
File <b>TPM</b>			
Size	Document Number		Rev
Custom	<b>Consumer AIO Woody</b>		SA
Date:	Thursday, November 26, 2015		Sheet 91 of 107

Reserved

<Core Design>		<b>wistron</b> <sup>®</sup>		<b>Wistron Incorporated</b>	
				21F, 88, Sec.1,Hsin Tai Wu Rd Haichih, Taipei Hsien	
Title					
PS2_(R)					
Size	Document Number				Rev
C	Consumer AIO Woody				SA
Date:	Thursday, November 26, 2015		Sheet	92	of 107



Reserved

SSID = Scalar

Audio Out

LVDS-OUT

DEMI-IN

CONTROL

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan

20150127 Ryan
















20150127 Ryan

20150127 Ryan

20150127 Ryan


20150127 Ryan

20150127 Ryan



SSID = SDIO

AO3418 NMOS 3.1A, 60mohm, Vgs=10V  
NMOS H: Enable L:Disable  
3.1A 60 mohm(10V)  
(Vds 30V, Vgs 12V)



Scalar Spec Table

GPI input		From	High	Low	Default
Pin69	GPI-1 PC Power ON	PM_SLP_S3# 20,24,34,44,41,48,50,55 SB	PC	Monitor	Monitor
Pin109	GPI-2 Mode change/ Panel On/Off	SW	Normal	Touch	PC: PC (PC->HDMI) Monitor: HDMI, VGA (HDMI)

GPO output						
Pin55	GPO-2 Panel On/OFF	————>>> SCALAR_VDD_EN 55.95	Scalar	ON	OFF	PC: ON Monitor: Detect Signal
Pin104	GPO-3 PC/Monitor	————>>> PC_MONITOR_SW 28.95	Scalar	PC	Monitor	PC: PC, Monitor: HDMI, VGA
Pin101	GPO-5 Video	————>>> BLOM_EN# 55.95	Scalar	Disable	Enable	Disable
Delete AMP mute circuit, the mute function change to EC --Kai 0308						





Reserved

2015/11/18 Rossi  
Remove XDP connector

<Core Design>



**Wistron Incorporated**  
21F, 88, Sec.1,Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title

**XDP&ITP**

Size  
A

Document Number  
**Consumer AIO Woody**


Rev  
SA


Date: Thursday, November 26, 2015 Sheet 99 of 107


( R )

( R )


POWER ON SEQUENCE














( R )

<Core Design>			
		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title			
Change History			
Size	Document Number	Rev	
C	Consumer AIO Woody	SA	
Date:	Thursday, November 26, 2015	Sheet	107 of 107